

# TMS44100, TMS44100P, TMS46100, TMS46100P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMHS561A – MARCH 1995 – REVISED JUNE 1995

- Organization . . . 4194304 × 1
- Single 5 V Power Supply, for TMS44100/P (±10% Tolerance)
- Single 3.3 V Power Supply, for TMS46100/P (±10% Tolerance)
- Low Power Dissipation (TMS46100P only)
  - 200-μA CMOS Standby
  - 200-μA Self Refresh
  - 300-μA Extended-Refresh Battery Backup
- Performance Ranges:
 


	ACCESS TIME (t <sub>RAC</sub> ) (MAX)	ACCESS TIME (t <sub>CAC</sub> ) (MAX)	ACCESS TIME (t <sub>AA</sub> ) (MAX)	READ OR WRITE CYCLE (MIN)
'4x100/P-60	60 ns	15 ns	30 ns	110 ns
'4x100/P-70	70 ns	18 ns	35 ns	130 ns
'4x100/P-80	80 ns	20 ns	40 ns	150 ns
- Enhanced Page-Mode Operation for Faster Memory Access
- $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  (CBR) Refresh
- Long Refresh Period
  - 1024-Cycle Refresh in 16 ms
  - 128 ms (Max) for Low-Power, Self-Refresh Version (TMS4x100P)
- 3-State Unlatched Output
- Texas Instruments EPIC™ CMOS Process
- Operating Free-Air Temperature Range 0°C to 70°C

## description

The TMS4x100 series are high-speed, 4194304-bit dynamic random-access memories, organized as 4194304 words of one bit each. The TMS4x100P series are high-speed, low-power, self-refresh with extended-refresh, 4194304-bit dynamic random-access memories, organized as 4194304 words of one bit each. Both series employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low voltage.

These devices feature maximum  $\overline{\text{RAS}}$  access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4x100 and TMS4x100P are offered in a 20-/26-lead plastic surface-mount small-outline (TSOP) package (DGA suffix) and a 300-mil 20-/26-lead plastic surface-mount SOJ package (DJ suffix). Both packages are characterized for operation from 0°C to 70°C.



PIN NOMENCLATURE	
A0–A10	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
$\overline{\text{W}}$	Write Enable
V <sub>CC</sub>	5-V or 3.3-V Supply
V <sub>SS</sub>	Ground

DEVICE	POWER SUPPLY	SELF-REFRESH BATTERY BACKUP	REFRESH CYCLES
TMS44100	5 V	—	1024 in 16 ms
TMS44100P	5 V	YES	1024 in 128 ms
TMS46100	3.3 V	—	1024 in 16 ms
TMS46100P	3.3 V	YES	1024 in 128 ms

EPIC is a trademark of Texas Instruments Incorporated.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


Copyright © 1995, Texas Instruments Incorporated

ADVANCE INFORMATION

TMS44100, TMS44100P, TMS46100, TMS46100P  
 4194304-WORD BY 1-BIT  
 DYNAMIC RANDOM-ACCESS MEMORIES


SMHS561A – MARCH 1995 – REVISED JUNE 1995

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

functional block diagram



ADVANCE INFORMATION



## operation

### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page cycle time used.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS4x100 to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{CAS}$  low), if  $t_{AA}$  max (access time from column address) has been satisfied. If column addresses for the next cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of  $\overline{CAS}$ ).

### address (A0–A10)

Twenty-two address bits are required to decode 1 of 4 194 304 storage cell locations. Eleven row-address bits are set up on inputs A0 through A10 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). The eleven column-address bits are set up on A0 through A10 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the output buffer, as well as latching the address bits into the column-address buffer.

### write enable ( $\overline{W}$ )

The read or write mode is selected through the write-enable ( $\overline{W}$ ) input. A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode.  $\overline{W}$  can be driven from standard TTL circuits (TMS44100/P) or low-voltage TTL circuits (TMS46100/P) without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting common I/O operation.

### data in (D)

Data is written during a write or read-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-write cycle,  $\overline{CAS}$  is already low and the data is strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

### data out (Q)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle, the output becomes valid after the access time interval  $t_{CAC}$  (which begins with the negative transition of  $\overline{CAS}$ ) as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to the high-impedance state. In a delayed-write or read-write cycle, the output follows the sequence for the read cycle.

# TMS44100, TMS44100P, TMS46100, TMS46100P

## 4194304-WORD BY 1-BIT

### DYNAMIC RANDOM-ACCESS MEMORIES

SMHS561A – MARCH 1995 – REVISED JUNE 1995

#### refresh

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x100P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh can be performed while maintaining valid data at the output. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{IL}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored during the hidden-refresh cycle.

#### $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (CBR) refresh

CBR refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{CHR}$ ). For successive CBR refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 300- $\mu\text{A}$  (TMS46100P) or 500- $\mu\text{A}$  (TMS44100P) refresh current is available on the low-power devices. Data integrity is maintained using CBR refresh with a period of 125  $\mu\text{s}$  while holding  $\overline{\text{RAS}}$  low for less than 1  $\mu\text{s}$ . To minimize current consumption, all input levels need to be at CMOS levels ( $V_{IL} \leq 0.2 \text{ V}$ ,  $V_{IH} \geq V_{CC} - 0.2 \text{ V}$ ).

#### self refresh

The self-refresh mode is entered by dropping  $\overline{\text{CAS}}$  low prior to  $\overline{\text{RAS}}$  going low.  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  are both held low for a minimum of 100  $\mu\text{s}$ . The chip is then refreshed by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are brought high to satisfy  $t_{CHS}$ . Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures the DRAM is fully refreshed.


#### power up

To achieve proper device operation, an initial pause of 200  $\mu\text{s}$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles must include at least one refresh ( $\overline{\text{RAS}}$ -only or CBR) cycle.

#### test mode

An industry-standard design-for-test (DFT) mode is incorporated in the TMS4x100 and TMS4x100P. A CBR cycle with  $\overline{\text{W}}$  low (WCBR) cycle is used to enter the test mode. In the test mode, data is written into and read from eight sections of the array in parallel. Data is compared upon reading and if all bits are equal, the data-out terminal goes high. If any one bit is different, the data-out terminal goes low. Any combination of read, write, read-write, or page-mode cycles can be used in the test mode. The test-mode function reduces test times by enabling the 4-Mbit DRAM to be tested as if it were a 512K DRAM, where row address 10, column address 10, and column address 0 are not used. A  $\overline{\text{RAS}}$ -only or CBR refresh cycle is used to exit the DFT mode.

test mode (continued)



† The states of  $\overline{\text{W}}$ , data in, and address are defined by the type of cycle used during test mode.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ :	TMS44100, TMS44100P	– 1 V to 7 V
	TMS46100, TMS46100P	– 0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS44100, TMS44100P	– 1 V to 7 V
	TMS46100, TMS46100P	– 0.5 V to 4.6 V
Short-circuit output current		50 mA
Power dissipation		1 W
Operating free-air temperature range, $T_A$		0°C to 70°C
Storage temperature range, $T_{stg}$		– 55°C to 150°C

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

recommended operating conditions

	TMS44100/P			TMS46100/P			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ Supply voltage	4.5	5	5.5	3	3.3	3.6	V
$V_{IH}$ High-level input voltage	2.4		6.5	2		$V_{CC} + 0.3$	V
$V_{IL}$ Low-level input voltage (see Note 2)	– 1		0.8	– 0.3		0.8	V
$T_A$ Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

ADVANCE INFORMATION



**TMS44100, TMS44100P, TMS46100, TMS46100P**  
**4194304-WORD BY 1-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORIES**

SMHS561A – MARCH 1995 – REVISED JUNE 1995

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	'44100-60 '44100P-60		'44100-70 '44100P-70		'44100-80 '44100P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5 mA		2.4		2.4		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		V
I <sub>I</sub>	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>CC</sub>		± 10		± 10		µA
I <sub>O</sub>	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> , CAS high		± 10		± 10		µA
I <sub>CC1</sub>	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		105		90		mA
I <sub>CC2</sub>	Standby current	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)		2		2		mA
		After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS)	'44100	1		1		mA
			'44100P	500		500		µA
I <sub>CC3</sub>	Average refresh current (RAS only or CBR) (see Note 4)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		105		90		mA
I <sub>CC4</sub>	Average page current (see Notes 3 and 5)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = minimum, RAS low, CAS cycling		90		80		mA
I <sub>CC6</sub> <sup>†</sup>	Self-refresh current (see Note 3)	CAS ≤ 0.2 V, RAS < 0.2 V, t <sub>RAS</sub> and t <sub>CAS</sub> > 1000 ms		500		500		µA
I <sub>CC7</sub>	Standby current, outputs enabled (see Note 3)	RAS = V <sub>IH</sub> , CAS = V <sub>IL</sub> , Data out = enabled		5		5		mA
I <sub>CC10</sub> <sup>†</sup>	Battery-backup current (with CBR)	t <sub>RC</sub> = 125 µs, t <sub>RAS</sub> ≤ 1 ms, V <sub>CC</sub> - 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE = V <sub>IH</sub> , Address and data stable		500		500		µA

<sup>†</sup> For TMS44100P only

- NOTES: 3. I<sub>CC</sub> max is specified with no load connected.  
 4. Measured with a maximum of one address change while RAS = V<sub>IL</sub>  
 5. Measured with a maximum of one address change while CAS = V<sub>IH</sub>

**ADVANCE INFORMATION**



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	'46100-60 '46100P-60		'46100-70 '46100P-70		'46100-80 '46100P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 mA (LVTTL)		2.4		2.4		V
		I <sub>OH</sub> = -100 μA (LVCMOS)		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 mA (LVTTL)		0.4		0.4		V
		I <sub>OL</sub> = 100 μA (LVCMOS)		0.2		0.2		
I <sub>I</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 3.9 V, V <sub>CC</sub> = 3.6 V, All others = 0 V to V <sub>CC</sub>		± 10		± 10		μA
I <sub>O</sub>	Output current (leakage)	V <sub>O</sub> = 0 V to V <sub>CC</sub> , V <sub>CC</sub> = 3.6 V, $\overline{\text{CAS}}$ high		± 10		± 10		μA
I <sub>CC1</sub>	Read- or write-cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 3.6 V		70		60		50 mA
I <sub>CC2</sub>	Standby current	After 1 memory cycle, RAS and $\overline{\text{CAS}}$ high, V <sub>IH</sub> = 2.0 V (LVTTL)		2		2		2 mA
		After 1 memory cycle, RAS and $\overline{\text{CAS}}$ high, V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (LVCMOS)	'46100	300		300		300 μA
			'46100P	200		200		200 μA
I <sub>CC3</sub>	Average refresh current ( $\overline{\text{RAS}}$ only or CBR) (see Note 4)	Minimum cycle, V <sub>CC</sub> = 3.6 V, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high ( $\overline{\text{RAS}}$ only); $\overline{\text{RAS}}$ low after $\overline{\text{CAS}}$ low (CBR)		70		60		50 mA
I <sub>CC4</sub>	Average page current (see Notes 3 and 5)	t <sub>PC</sub> = minimum, V <sub>CC</sub> = 3.6 V, RAS low, $\overline{\text{CAS}}$ cycling		60		50		40 mA
I <sub>CC6</sub> <sup>†</sup>	Self-refresh current (see Note 3)	$\overline{\text{CAS}} \leq 0.2$ V, $\overline{\text{RAS}} < 0.2$ V, t <sub>RAS</sub> and t <sub>CAS</sub> > 1000 ms		200		200		200 μA
I <sub>CC7</sub>	Standby current, outputs enabled (see Note 3)	$\overline{\text{RAS}} = V_{IH}$ , $\overline{\text{CAS}} = V_{IL}$ , Data out = enabled		5		5		5 mA
I <sub>CC10</sub> <sup>†</sup>	Battery-backup current (with CBR)	t <sub>RC</sub> = 125 μs, t <sub>RAS</sub> ≤ 1 ms, V <sub>CC</sub> - 0.2 V ≤ V <sub>IH</sub> ≤ 3.9 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, $\overline{\text{W}}$ and $\overline{\text{OE}} = V_{IH}$ , Address and data stable		300		300		300 μA

<sup>†</sup> For TMS46100P only

- NOTES: 3. I<sub>CC</sub> max is specified with no load connected.  
 4. Measured with a maximum of one address change while  $\overline{\text{RAS}} = V_{IL}$   
 5. Measured with a maximum of one address change while  $\overline{\text{CAS}} = V_{IH}$

ADVANCE INFORMATION

**TMS44100, TMS44100P, TMS46100, TMS46100P**  
**4194304-WORD BY 1-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORIES**

SMHS561A – MARCH 1995 – REVISED JUNE 1995

**capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)**

PARAMETER		MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0–A10		5	pF
C <sub>i(RC)</sub>	Input capacitance, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$		7	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{\text{W}}$		7	pF
C <sub>o</sub>	Output capacitance		7	pF

NOTE 6: V<sub>CC</sub> = 5 V ± .5 V for the TMS44100 devices, V<sub>CC</sub> = 3.3 V ± 0.3 V for the TMS46100 devices, and the bias on pins under test is 0 V.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature**

PARAMETER	'4x100-60		'4x100-70		'4x100-80		UNIT				
	'4x100P-60		'4x100P-70		'4x100P-80						
	MIN	MAX	MIN	MAX	MIN	MAX					
t <sub>AA</sub>	Access time from column address		30		35		40	ns			
t <sub>CAC</sub>	Access time from $\overline{\text{CAS}}$ low		15		18		20	ns			
t <sub>CPA</sub>	Access time from column precharge		35		40		45	ns			
t <sub>RAC</sub>	Access time from $\overline{\text{RAS}}$ low		60		70		80	ns			
t <sub>CLZ</sub>	$\overline{\text{CAS}}$ to output in low impedance		0		0		0	ns			
t <sub>OFF</sub>	Output disable time after $\overline{\text{CAS}}$ high (see Note 7)		0		15		0	18	0	20	ns

NOTE 7: t<sub>OFF</sub> is specified when the output is no longer driven.

**ADVANCE INFORMATION**





**TMS44100, TMS44100P, TMS46100, TMS46100P**  
**4194304-WORD BY 1-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORIES**  
 SMHS561A – MARCH 1995 – REVISED JUNE 1995

**timing requirements over recommended ranges of supply voltage and operating free-air temperature**

		'4x100-60 '4x100P-60		'4x100-70 '4x100P-70		'4x100-80 '4x100P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Cycle time, random read or write (see Note 8)	110		130		150		ns
t <sub>RWC</sub>	Cycle time, read-write (see Note 8)	130		153		175		ns
t <sub>PC</sub>	Cycle time, page-mode read or write (see Notes 8 and 9)	40		45		50		ns
t <sub>PRWC</sub>	Cycle time, page-mode read-write (see Note 8)	60		68		75		ns
t <sub>RASP</sub>	Pulse duration, $\overline{\text{RAS}}$ low, page mode (see Note 10)	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, $\overline{\text{RAS}}$ low, nonpage mode (see Note 10)	60	10 000	70	10 000	80	10 000	ns
t <sub>RASS</sub>	Pulse duration, $\overline{\text{RAS}}$ low, self refresh	100		100		100		μs
t <sub>CAS</sub>	Pulse duration, $\overline{\text{CAS}}$ low, (see Note 11)	15	10 000	18	10 000	20	10 000	ns
t <sub>CP</sub>	Pulse duration, $\overline{\text{CAS}}$ high	10		10		10		ns
t <sub>RP</sub>	Pulse duration, $\overline{\text{RAS}}$ high (precharge)	40		50		60		ns
t <sub>RPS</sub>	Precharge time after self refresh using $\overline{\text{RAS}}$	140		130		150		ns
t <sub>WP</sub>	Pulse duration, write	10		10		10		ns
t <sub>ASC</sub>	Setup time, column address before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before $\overline{\text{RAS}}$ low	0		0		0		ns
t <sub>DS</sub>	Setup time, data (see Note 12)	0		0		0		ns
t <sub>RCS</sub>	Setup time, $\overline{\text{W}}$ high before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>CWL</sub>	Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ high	15		18		20		ns
t <sub>RWL</sub>	Setup time, $\overline{\text{W}}$ low before $\overline{\text{RAS}}$ high	15		18		20		ns
t <sub>WCS</sub>	Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ low (early-write operation only)	0		0		0		ns
t <sub>WSR</sub>	Setup time, $\overline{\text{W}}$ high (CBR refresh only)	10		10		10		ns
t <sub>WTS</sub>	Setup time, $\overline{\text{W}}$ low (test mode only)	10		10		10		ns
t <sub>CAH</sub>	Hold time, column address after $\overline{\text{CAS}}$ low	10		15		15		ns
t <sub>DHR</sub>	Hold time, data after $\overline{\text{RAS}}$ low (see Note 13)	50		55		60		ns
t <sub>DH</sub>	Hold time, data (see Note 12)	10		15		15		ns
t <sub>AR</sub>	Hold time, column address after $\overline{\text{RAS}}$ low (see Note 13)	50		55		60		ns
t <sub>RAH</sub>	Hold time, row address after $\overline{\text{RAS}}$ low	10		10		10		ns
t <sub>RCH</sub>	Hold time, $\overline{\text{W}}$ high after $\overline{\text{CAS}}$ high (see Note 14)	0		0		0		ns
t <sub>RRH</sub>	Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ high (see Note 14)	0		0		0		ns
t <sub>WCH</sub>	Hold time, $\overline{\text{W}}$ low after $\overline{\text{CAS}}$ low (early-write operation only)	10		15		15		ns
t <sub>WCR</sub>	Hold time, $\overline{\text{W}}$ low after $\overline{\text{RAS}}$ low (see Note 13)	50		55		60		ns
t <sub>WHR</sub>	Hold time, $\overline{\text{W}}$ high (CBR refresh only)	10		10		10		ns
t <sub>WTH</sub>	Hold time, $\overline{\text{W}}$ low (test mode only)	10		10		10		ns
t <sub>AWD</sub>	Delay time, column address to $\overline{\text{W}}$ low (read-write operation only)	30		35		40		ns
t <sub>CHR</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (CBR refresh only)	10		10		10		ns
t <sub>CRP</sub>	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	0		0		0		ns
t <sub>CSH</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	60		70		80		ns

- NOTES: 8. All cycle times assume  $t_T = 5$  ns.  
 9. To assure  $t_{PC}$  min,  $t_{ASC}$  should be  $\geq 5$  ns.  
 10. In a read-write cycle,  $t_{RWD}$  and  $t_{RWL}$  must be observed.  
 11. In a read-write cycle,  $t_{CWD}$  and  $t_{CWL}$  must be observed.  
 12. Referenced to the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations  
 13. The minimum value is measured when  $t_{RCD}$  is set to  $t_{RCD}$  min as a reference.  
 14. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.

**ADVANCE INFORMATION**



TMS44100, TMS44100P, TMS46100, TMS46100P  
 4194304-WORD BY 1-BIT  
 DYNAMIC RANDOM-ACCESS MEMORIES

SMHS561A – MARCH 1995 – REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'4x100-60 '4x100P-60		'4x100-70 '4x100P-70		'4x100-80 '4x100P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CSR</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (CBR refresh only)	5		5		5		ns
t <sub>CHS</sub>	Hold time, $\overline{\text{CAS}}$ low after $\overline{\text{RAS}}$ high, self refresh	-50		-50		-50		ns
t <sub>CWD</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-write operation only)	15		18		20		ns
t <sub>RAD</sub>	Delay time, $\overline{\text{RAS}}$ low to column address (see Note 15)	15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to $\overline{\text{RAS}}$ high	30		35		40		ns
t <sub>CAL</sub>	Delay time, column address to $\overline{\text{CAS}}$ high	30		35		40		ns
t <sub>RCD</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 15)	20	45	20	52	20	60	ns
t <sub>RPC</sub>	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>RSH</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	15		18		20		ns
t <sub>RWD</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (read-write operation only)	60		70		80		ns
t <sub>TAA</sub>	Access time from address (test mode)	35		40		45		ns
t <sub>TCPA</sub>	Access time from column precharge (test mode)	40		45		50		ns
t <sub>TRAC</sub>	Access time from $\overline{\text{RAS}}$ (test mode)	65		75		85		ns
t <sub>REF</sub>	Refresh time interval	'4x100		16		16		ms
		'4x100P		128		128		ms
t <sub>T</sub>	Transition time	2	50	2	50	2	50	ns

NOTE 15: The maximum value is specified only to assure access time.

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION




Figure 1. Load Circuits for Timing Parameters

PARAMETER MEASUREMENT INFORMATION





Figure 2. Low-Voltage Load Circuits for Timing Parameters



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 3. Read-Cycle Timing

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION

ADVANCE INFORMATION




Figure 4. Early-Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION





Figure 5. Write-Cycle Timing

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION


ADVANCE INFORMATION



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




NOTES: A. Access time is  $t_{\text{CPA}}$  or  $t_{\text{AA}}$  dependent.  
 B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 7. Enhanced-Page-Mode Read-Cycle Timing

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION

ADVANCE INFORMATION




- NOTES: A. Referenced to  $\overline{CAS}$  or  $\overline{W}$ , whichever occurs last  
 B. A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Write-Cycle Timing





PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.  
 B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 9. Enhanced-Page-Mode Read-Write-Cycle Timing

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION



NOTE A: A10 is a don't care.

Figure 10.  $\overline{\text{RAS}}$ -Only Refresh-Cycle Timing

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION




Figure 11. Automatic CBR-Refresh-Cycle Timing

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION




Figure 12. Self-Refresh-Cycle Timing

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION




Figure 13. Hidden-Refresh-Cycle (Read) Timing

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION




Figure 14. Hidden-Refresh-Cycle (Write) Timing

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION





Figure 15. Test-Mode Entry Cycle

device symbolization (TMS44100 illustrated)



ADVANCE INFORMATION

**TMS44100, TMS44100P, TMS46100, TMS46100P**  
**4194304-WORD BY 1-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORIES**  
SMHS561A – MARCH 1995 – REVISED JUNE 1995

---





## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.