

- **Organization**  
**TM124MBK36F . . . 1 048 576 × 36**  
**TM248NBK36F . . . 2 097 152 × 36**
- **Single 5-V Power Supply ( $\pm 10\%$  Tolerance)**
- **72-Pin Single-In-Line Memory Module (SIMM) for Use With Socket**
- **TM124MBK36F – Utilizes Two 16-Megabit and One 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages**
- **TM248NBK36F – Utilizes Four 16-Megabit and Two 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages**
- **Long Refresh Period . . . 16 ms (1024 Cycles)**
- **All Inputs, Outputs, Clocks Fully TTL Compatible**
- **3-State Output**
- **Common CAS Control for Nine Common Data-In and Data-Out Lines in Four Blocks**
- **Enhanced Page-Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh**

- **Presence Detect**
- **Performance Ranges:**

	ACCESS TIME $t_{RAC}$	ACCESS TIME $t_{AA}$	ACCESS TIME $t_{CAC}$	READ OR WRITE CYCLE (MIN)
	(MAX)	(MAX)	(MAX)	
'124MBK36F-60	60 ns	30 ns	15 ns	110 ns
'124MBK36F-70	70 ns	35 ns	18 ns	130 ns
'124MBK36F-80	80 ns	40 ns	20 ns	150 ns
'248NBK36F-60	60 ns	30 ns	15 ns	110 ns
'248NBK36F-70	70 ns	35 ns	18 ns	130 ns
'248NBK36F-80	80 ns	40 ns	20 ns	150 ns

- **Low Power Dissipation**
- **Operating Free-Air Temperature Range:  
0°C to 70°C**
- **Gold-Tabbed Versions Available:<sup>†</sup>**
  - TM124MBK36F
  - TM248NBK36F
- **Tin-Lead (Solder) Tabbed Versions Available:**
  - TM124MBK36U
  - TM248NBK36U

## description

### TM124MBK36F

The TM124MBK36F is a 4-MByte dynamic random-access memory (DRAM) organized as four times 1048576 × 9 in a 72-pin single-in-line memory module (SIMM). The SIMM is composed of two TMS418160DZ, 1 048 576 × 16-bit dynamic RAMs, each in a 42-lead plastic small-outline J-lead (SOJ) package and one TMS44460DJ, 1048576 × 4-bit DRAM in a 24/26-lead plastic small-outline J-lead (SOJ) package mounted on a substrate with decoupling capacitors. The TMS418160DZ and TMS44460DJ are described in the TMS418160 and TMS44460 data sheets, respectively. The TM124MBK36F SIMM is available in the single-sided BK leadless module for use with sockets.

### TM248NBK36F

The TM248NBK36F is an 8-MByte DRAM organized as four times 2097152 × 9 in a 72-pin single-in-line memory module (SIMM). The SIMM is composed of four TMS418160DZ, 1 048 576 × 16-bit dynamic RAMs, each in a 42-lead plastic small-outline J-lead (SOJ) package and two TMS44460DJ, 1048576 × 4-bit DRAMs, each in a 24/26-lead plastic small-outline (SOJ) package mounted on a substrate with decoupling capacitors. The TMS418160DZ and TMS44460DJ are described in the TMS418160 and TMS44460 data sheets, respectively. The TM248NBK36F SIMM is available in the double-sided BK leadless module for use with sockets.

## operation


The TM124MBK36F operates as two TMS418160DZs and one TMS44460DJ connected as shown in the functional block diagram and NO TAG. The TM248NBK36F operates as four TMS418160DZs and two TMS44460DJs connected as shown in the functional block diagram and NO TAG. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

<sup>†</sup> Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.

# TM124MBK36F, TM124MBK36U 1048576 BY 36-BIT DRAM MODULE TM248NBK36F, TM248NBK36U 2097152 BY 36-BIT DRAM MODULE

SMMS650A – APRIL 1995 – REVISED JUNE 1995


**BK SINGLE-IN-LINE MEMORY MODULE  
(TOP VIEW)**



**TM124MBK36F  
(SIDE VIEW)**



**TM248NBK36F  
(SIDE VIEW)**



## PIN NOMENCLATURE

A0–A9	Address Inputs
CAS0–CAS3	Column-Address Strobe
DQ0–DQ35	Data In/Data Out
NC	No Connection
PD1– PD4	Presence Detects
RAS0–RAS3	Row-Address Strobe
VCC	5-V Supply
VSS	Ground
W	Write Enable

## PRESENCE DETECT

SIGNAL (PIN)	PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)
TM124MBK36F	80 ns	V <sub>SS</sub>	V <sub>SS</sub>	NC
	70 ns	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
	60 ns	V <sub>SS</sub>	V <sub>SS</sub>	NC
TM248NBK36F	80 ns	NC	NC	V <sub>SS</sub>
	70 ns	NC	NC	V <sub>SS</sub>
	60 ns	NC	NC	NC

**TM124MBK36F, TM124MBK36U 1048576 BY 36-BIT DRAM MODULE  
TM248NBK36F, TM248NBK36U 2097152 BY 36-BIT DRAM MODULE**

SMMS650A – APRIL 1995 – REVISED JUNE 1995

**Table 1. Connection Table**

DATA BLOCK	RASx		CASx
	SIDE 1	SIDE 2†	
DQ0–DQ7	RAS0	RAS1	CAS0
DQ8	RAS2	RAS3	CAS0
DQ9–DQ16	RAS0	RAS1	CAS1
DQ17	RAS2	RAS3	CAS1
DQ18–DQ25	RAS2	RAS3	CAS2
DQ26	RAS2	RAS3	CAS2
DQ27–DQ34	RAS2	RAS3	CAS3
DQ35	RAS2	RAS3	CAS3

† Side 2 applies to the TM248NBK36F only.

**single in-line memory module and components**

PC substrate:  $1.27 \pm 0.1$  mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for TM124MBK36F and TM248NBK36F: Nickel plate and gold plate over copper

Contact area for TM124MBK36U and TM248NBK36U: Nickel plate and tin/lead over copper




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


# TM124MBK36F, TM124MBK36U 1048576 BY 36-BIT DRAM MODULE TM248NBK36F, TM248NBK36U 2097152 BY 36-BIT DRAM MODULE

SMMS650A – APRIL 1995 – REVISED JUNE 1995

## functional block diagram [TM124MBK36F and TM248NBK36F, side 1]



## functional block diagram [TM248NBK36F, side 2]



**absolute maximum ratings over operating free-air temperature (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ (see Note 1)	.....	– 1 V to 7 V
Voltage range on any pin (see Note 1)	.....	– 1 V to 7 V
Short-circuit output current	.....	50 mA
Power dissipation      TM124MBK36F, TM124MBK36U	.....	3 W
TM248NBK36F, TM248NBK36U	.....	6 W
Operating free-air temperature range, $T_A$	.....	0°C to 70°C
Storage temperature range, $T_{STG}$	.....	– 55°C to 125°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

**recommended operating conditions**

PARAMETER	TEST CONDITIONS	'124MBK36F-60		'124MBK36F-70		'124MBK36F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage		4.5	5	5.5				V
$V_{IH}$ High-level input voltage		2.4		6.5				V
$V_{IL}$ Low-level input voltage (see Note 2)		– 1		0.8				V
$T_A$ Operating free-air temperature		0		70				°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	'124MBK36F-60		'124MBK36F-70		'124MBK36F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$ High-level output voltage	$I_{OH} = -5$ mA	2.4		2.4		2.4		V
$V_{OL}$ Low-level output voltage	$I_{OL} = 4.2$ mA		0.4		0.4		0.4	V
$I_I$ Input current (leakage)	$V_{CC} = 5.5$ V, $V_I = 0$ V to 6.5 V, All other pins = 0 V to $V_{CC}$		± 10		± 10		± 10	µA
$I_O$ Output current (leakage)	$V_{CC} = 5.5$ V, $V_O = 0$ V to $V_{CC}$ , CAS high		± 10		± 10		± 10	µA
$I_{CC1}$ Read- or write-cycle current	$V_{CC} = 5.5$ V, Minimum cycle		285		250		220	mA
$I_{CC2}$ Standby current	$V_{IH} = 2.4$ V (TTL), After 1 memory cycle, RAS and CAS high		6		6		6	mA
	$V_{IH} = V_{CC} - 0.2$ V (CMOS), After 1 memory cycle, RAS and CAS high		3		3		3	mA
$I_{CC3}$ Average refresh current (RAS only or CBR)	$V_{CC} = 5.5$ V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		285		250		220	mA
$I_{CC4}$ Average page current	$V_{CC} = 5.5$ V, $t_{PC} = \text{MIN}$ , RAS low, CAS cycling		250		220		190	mA

# TM124MBK36F, TM124MBK36U 1048576 BY 36-BIT DRAM MODULE TM248NBK36F, TM248NBK36U 2097152 BY 36-BIT DRAM MODULE

SMMS650A – APRIL 1995 – REVISED JUNE 1995

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>†</sup>**

PARAMETER	TEST CONDITIONS	'248NBK36F-60		'248NBK36F-70		'248NBK36F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	High-level output voltage $I_{OH} = -5 \text{ mA}$	2.4		2.4		2.4		V
V <sub>OL</sub>	Low-level output voltage $I_{OL} = 4.2 \text{ mA}$		0.4		0.4		0.4	V
I <sub>I</sub>	Input current (leakage) $V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		$\pm 10$		$\pm 10$		$\pm 10$	$\mu\text{A}$
I <sub>O</sub>	Output current (leakage) $V_{CC} = 5.5 \text{ V},$ $V_O = 0 \text{ V to } V_{CC}, \overline{\text{CAS}} \text{ high}$		$\pm 20$		$\pm 20$		$\pm 20$	$\mu\text{A}$
I <sub>CC1</sub>	Read- or write-cycle current (see Note 3) $V_{CC} = 5.5 \text{ V},$ Minimum cycle		391		256		226	mA
I <sub>CC2</sub>	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		12		12		12	mA
	V <sub>IH</sub> = $V_{CC} - 0.2 \text{ V}$ (CMOS), After 1 memory cycle, RAS and CAS high		6		6		6	mA
I <sub>CC3</sub>	Average refresh current (RAS only or CBR) (see Note 3) $V_{CC} = 5.5 \text{ V},$ Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		570		500		440	mA
I <sub>CC4</sub>	Average page current (see Note 4) $V_{CC} = 5.5 \text{ V},$ RAS low, $t_{PC} = \text{MIN},$ $\overline{\text{CAS}} \text{ cycling}$		256		226		196	mA

<sup>†</sup> For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 3. Measured with a maximum of one address change while  $\overline{\text{RAS}} = V_{IL}$   
4. Measured with a maximum of one address change while  $\overline{\text{CAS}} = V_{IH}$

**capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)**

PARAMETER		'124MBK36F		'248NBK36F		UNIT
		MIN	MAX	MIN	MAX	
C <sub>i(A)</sub>	Input capacitance, address inputs		15		30	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs	RAS2, RAS3		14	14	pF
		RAS0, RAS1		7	7	
C <sub>i(C)</sub>	Input capacitance, $\overline{\text{CAS}}$ inputs		14		28	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		21		42	pF
C <sub>o(DQ)</sub>	Output capacitance on DQ pins		7		14	pF

NOTE 5: Bias on pins under test is 0 V.

**TM124MBK36F, TM124MBK36U 1048576 BY 36-BIT DRAM MODULE  
TM248NBK36F, TM248NBK36U 2097152 BY 36-BIT DRAM MODULE**

SMMS650A – APRIL 1995 – REVISED JUNE 1995

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature**

PARAMETER	'124MBK36F-60 '248NBK36F-60		'124MBK36F-70 '248NBK36F-70		'124MBK36F-80 '248NBK36F-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub> Access time from column address		30		35		40	ns
t <sub>CAC</sub> Access time from CAS low		15		18		20	ns
t <sub>RAC</sub> Access time from RAS low		60		70		80	ns
t <sub>CPA</sub> Access time from column precharge		35		40		45	ns
t <sub>CLZ</sub> CAS to output in low-impedance state	0		0		0		ns
t <sub>OH</sub> Output disable time from start of CAS high	3		3		3		ns
t <sub>OFF</sub> Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: t<sub>OFF</sub> is specified when the output is no longer driven.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature**

	'124MBK36F-60 '248NBK36F-60		'124MBK36F-70 '248NBK36F-70		'124MBK36F-80 '248NBK36F-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub> Cycle time, random read or write (see Note 7)	110		130		150		ns
t <sub>PC</sub> Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
t <sub>RASP</sub> Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub> Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
t <sub>CAS</sub> Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
t <sub>CP</sub> Pulse duration, CAS high (precharge)	10		10		10		ns
t <sub>RP</sub> Pulse duration, RAS high (precharge)	40		50		60		ns
t <sub>WP</sub> Pulse duration, W low	10		10		10		ns
t <sub>ASC</sub> Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub> Setup time, row address before RAS low	0		0		0		ns
t <sub>DS</sub> Setup time, data before CAS low	0		0		0		ns
t <sub>RCS</sub> Setup time, W high before CAS low	0		0		0		ns
t <sub>CWL</sub> Setup time, W low before CAS high	15		18		20		ns
t <sub>RWL</sub> Setup time, W low before RAS high	15		18		20		ns
t <sub>WCS</sub> Setup time, W low before CAS low	0		0		0		ns
t <sub>WRP</sub> Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
t <sub>CAH</sub> Hold time, column address after CAS low	10		15		15		ns
t <sub>RHCP</sub> Hold time, RAS high from CAS precharge	35		40		45		ns
t <sub>DH</sub> Hold time, data after CAS low	10		15		15		ns
t <sub>RAH</sub> Hold time, row address after RAS low	10		10		10		ns
t <sub>RCH</sub> Hold time, W high after CAS high (see Note 9)	0		0		0		ns
t <sub>RRH</sub> Hold time, W high after RAS high (see Note 9)	0		0		0		ns
t <sub>WCH</sub> Hold time, W low after CAS low	10		15		15		ns
t <sub>WRH</sub> Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns

- NOTES: 7. All cycles assume t<sub>T</sub> = 5 ns.  
 8. To assure t<sub>PC</sub> min, t<sub>ASC</sub> should be  $\geq$  t<sub>CP</sub>.  
 9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

# TM124MBK36F, TM124MBK36U 1048576 BY 36-BIT DRAM MODULE TM248NBK36F, TM248NBK36U 2097152 BY 36-BIT DRAM MODULE


SMMS650A – APRIL 1995 – REVISED JUNE 1995

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

	'124MBK36F-60 '248NBK36F-60	'124MBK36F-70 '248NBK36F-70		'124MBK36F-80 '248NBK36F-80		UNIT		
		MIN	MAX	MIN	MAX			
t <sub>CHR</sub>	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10	ns	
t <sub>CRP</sub>	Delay time, CAS high to RAS low	5		5		5	ns	
t <sub>CSH</sub>	Delay time, RAS low to CAS high	60		70		80	ns	
t <sub>CSR</sub>	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5	ns	
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to RAS high	30		35		40	ns	
t <sub>CAL</sub>	Delay time, column address to CAS high	30		35		40	ns	
t <sub>RCD</sub>	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
t <sub>RPC</sub>	Delay time, RAS high to CAS low (CBR only)	0		0		0	ns	
t <sub>RSH</sub>	Delay time, CAS low to RAS high	15		18		20	ns	
t <sub>REF</sub>	Refresh time interval			16		16	16	ms
t <sub>T</sub>	Transition time	3	30	3	30	3	30	ns

NOTE 10: The maximum value is specified only to assure access time.

## device symbolization (TM124MBK36F illustrated)



YY = Year Code  
 MM = Month Code  
 T = Assembly Site Code  
 -SS = Speed Code

NOTE: Location of symbolization may vary.

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.